SRS Standard pair #516974447

details

property	value
status	complete
benchmark	size-12-alpha-3-num-1.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n093.star.cs.uiowa.edu
space	Waldmann_07_size12

run statistics

property	value
solver	MnM 3.18b
configuration	default
runtime (wallclock)	1.25054478645 seconds
cpu usage	3.579937986
max memory	7.02984192E8

stage attributes

key	value
output-size	7177
starexec-result	YES

output

/export/starexec/sandbox2/solver/bin/starexec_run_default /export/starexec/sandbox2/benchmark/theBenchmark.xml /export/starexec/sandbox2/output/output_files


--------------------------------------------------------------------------------


YES

After renaming modulo the bijection { a ↦ 0, b ↦ 1, c ↦ 2 },
it remains to prove termination of the 5-rule system
{ 0 ⟶ ,
  0 ⟶ 1 ,
  0 1 ⟶ 1 0 2 ,
  1 ⟶ ,
  2 2 ⟶ 0 }

The system was reversed.

After renaming modulo the bijection { 0 ↦ 0, 1 ↦ 1, 2 ↦ 2 },
it remains to prove termination of the 5-rule system
{ 0 ⟶ ,
  0 ⟶ 1 ,
  1 0 ⟶ 2 0 1 ,
  1 ⟶ ,
  2 2 ⟶ 0 }

Applying the dependency pairs transformation. Here, ↑ marks so-called defined symbols.

After renaming modulo the bijection { (0,↑) ↦ 0, (1,↑) ↦ 1, (0,↓) ↦ 2, (2,↑) ↦ 3, (1,↓) ↦ 4, (2,↓) ↦ 5 },
it remains to prove termination of the 10-rule system
{ 0 ⟶ 1 ,
  1 2 ⟶ 3 2 4 ,
  1 2 ⟶ 0 4 ,
  1 2 ⟶ 1 ,
  3 5 ⟶ 0 ,
  2 →= ,
  2 →= 4 ,
  4 2 →= 5 2 4 ,
  4 →= ,
  5 5 →= 2 }

Applying sparse tiling TROC(2) [Geser/Hofbauer/Waldmann, FSCD 2019].

After renaming modulo the bijection { (6,0) ↦ 0, (0,2) ↦ 1, (6,1) ↦ 2, (1,2) ↦ 3, (0,4) ↦ 4, (1,4) ↦ 5, (0,5) ↦ 6, (1,5) ↦ 7, (0,7) ↦ 8, (1,7) ↦ 9, (2,2) ↦ 10, (6,3) ↦ 11, (3,2) ↦ 12, (2,4) ↦ 13, (4,2) ↦ 14, (4,4) ↦ 15, (2,5) ↦ 16, (4,5) ↦ 17, (2,7) ↦ 18, (4,7) ↦ 19, (3,5) ↦ 20, (5,2) ↦ 21, (5,4) ↦ 22, (5,5) ↦ 23, (5,7) ↦ 24, (3,4) ↦ 25, (3,7) ↦ 26, (6,2) ↦ 27, (6,4) ↦ 28, (6,5) ↦ 29, (6,7) ↦ 30 },
it remains to prove termination of the 160-rule system
{ 0 1 ⟶ 2 3 ,
  0 4 ⟶ 2 5 ,
  0 6 ⟶ 2 7 ,
  0 8 ⟶ 2 9 ,
  2 3 10 ⟶ 11 12 13 14 ,
  2 3 13 ⟶ 11 12 13 15 ,
  2 3 16 ⟶ 11 12 13 17 ,
  2 3 18 ⟶ 11 12 13 19 ,
  2 3 10 ⟶ 0 4 14 ,
  2 3 13 ⟶ 0 4 15 ,
  2 3 16 ⟶ 0 4 17 ,
  2 3 18 ⟶ 0 4 19 ,
  2 3 10 ⟶ 2 3 ,
  2 3 13 ⟶ 2 5 ,
  2 3 16 ⟶ 2 7 ,
  2 3 18 ⟶ 2 9 ,
  11 20 21 ⟶ 0 1 ,
  11 20 22 ⟶ 0 4 ,
  11 20 23 ⟶ 0 6 ,
  11 20 24 ⟶ 0 8 ,
  1 10 →= 1 ,
  1 13 →= 4 ,
  1 16 →= 6 ,
  1 18 →= 8 ,
  3 10 →= 3 ,
  3 13 →= 5 ,
  3 16 →= 7 ,
  3 18 →= 9 ,
  10 10 →= 10 ,
  10 13 →= 13 ,
  10 16 →= 16 ,
  10 18 →= 18 ,
  12 10 →= 12 ,
  12 13 →= 25 ,
  12 16 →= 20 ,
  12 18 →= 26 ,
  14 10 →= 14 ,
  14 13 →= 15 ,
  14 16 →= 17 ,
  14 18 →= 19 ,
  21 10 →= 21 ,
  21 13 →= 22 ,
  21 16 →= 23 ,
  21 18 →= 24 ,
  27 10 →= 27 ,
  27 13 →= 28 ,
  27 16 →= 29 ,
  27 18 →= 30 ,
  1 10 →= 4 14 ,
  1 13 →= 4 15 ,
  1 16 →= 4 17 ,
  1 18 →= 4 19 ,
  3 10 →= 5 14 ,
  3 13 →= 5 15 ,
  3 16 →= 5 17 ,

popout

output may be truncated. 'popout' for the full output.

job log

popout

actions all output return to SRS Standard