Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #516974865
details
property
value
status
complete
benchmark
size-12-alpha-3-num-149.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n081.star.cs.uiowa.edu
space
Waldmann_07_size12
run statistics
property
value
solver
matchbox-2021-06-18b
configuration
tc21-9.sh
runtime (wallclock)
0.848302841187 seconds
cpu usage
1.989275514
max memory
1.47636224E8
stage attributes
key
value
output-size
20578
starexec-result
YES
output
/export/starexec/sandbox/solver/bin/starexec_run_tc21-9.sh /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files -------------------------------------------------------------------------------- YES ************************************************** summary ************************************************** SRS with 4 rules on 3 letters mirror SRS with 4 rules on 3 letters DP SRS with 5 strict rules and 4 weak rules on 6 letters weights SRS with 2 strict rules and 4 weak rules on 4 letters EDG SRS with 2 strict rules and 4 weak rules on 4 letters tile all, by Config { method = Overlap,width = 2,unlabel = True} SRS with 8 strict rules and 80 weak rules on 21 letters weights SRS with 0 strict rules and 37 weak rules on 16 letters no strict rules ************************************************** proof ************************************************** property Termination has value Just True for SRS [a] -> [] {- Input 0 -} [a, b] -> [a, c, b, b, c] {- Input 1 -} [b] -> [] {- Input 2 -} [c, c] -> [a] {- Input 3 -} reason mirror property Termination has value Just True for SRS [a] -> [] {- Mirror (Input 0) -} [b, a] -> [c, b, b, c, a] {- Mirror (Input 1) -} [b] -> [] {- Mirror (Input 2) -} [c, c] -> [a] {- Mirror (Input 3) -} reason DP property Termination has value Just True for SRS [a] ->= [] {- DP Nontop (Mirror (Input 0)) -} [b, a] ->= [c, b, b, c, a] {- DP Nontop (Mirror (Input 1)) -} [b] ->= [] {- DP Nontop (Mirror (Input 2)) -} [c, c] ->= [a] {- DP Nontop (Mirror (Input 3)) -} [b#, a] |-> [b#, b, c, a] {- DP (Top 1) (Mirror (Input 1)) -} [b#, a] |-> [b#, c, a] {- DP (Top 2) (Mirror (Input 1)) -} [b#, a] |-> [c#, a] {- DP (Top 3) (Mirror (Input 1)) -} [b#, a] |-> [c#, b, b, c, a] {- DP (Top 0) (Mirror (Input 1)) -} [c#, c] |-> [a#] {- DP (Top 0) (Mirror (Input 3)) -} reason (b#, 2/1) (c#, 1/1) property Termination has value Just True for SRS [a] ->= [] {- DP Nontop (Mirror (Input 0)) -} [b, a] ->= [c, b, b, c, a] {- DP Nontop (Mirror (Input 1)) -} [b] ->= [] {- DP Nontop (Mirror (Input 2)) -} [c, c] ->= [a] {- DP Nontop (Mirror (Input 3)) -} [b#, a] |-> [b#, b, c, a] {- DP (Top 1) (Mirror (Input 1)) -} [b#, a] |-> [b#, c, a] {- DP (Top 2) (Mirror (Input 1)) -} reason EDG property Termination has value Just True for SRS [b#, a] |-> [b#, b, c, a] {- DP (Top 1) (Mirror (Input 1)) -} [b#, a] |-> [b#, c, a] {- DP (Top 2) (Mirror (Input 1)) -} [a] ->= [] {- DP Nontop (Mirror (Input 0)) -} [b, a] ->= [c, b, b, c, a] {- DP Nontop (Mirror (Input 1)) -} [b] ->= [] {- DP Nontop (Mirror (Input 2)) -} [c, c] ->= [a] {- DP Nontop (Mirror (Input 3)) -} reason Tiling { method = Overlap, width = 2, state_type = Bit64, map_type = Enum, unlabel = True, print_completion_steps = False, print_tiles = False, max_num_tiles = Just 1000, max_num_rules = Just 100000, verbose = False, tracing = False} steps 3 using 21 tiles tile all rules steps: 3 property Termination has value Just True for SRS [[<, b#], [b#, a], [a, >]] |-> [ [<, b#] , [b#, b] , [b, c] , [c, a] , [ a , > ] ] {- Semlab 0 (Concon 0 (DP (Top 1) (Mirror (Input 1)))) -} [[<, b#], [b#, a], [a, a]] |-> [ [<, b#] , [b#, b] , [b, c] , [c, a] , [ a , a ] ] {- Semlab 0 (Concon 1 (DP (Top 1) (Mirror (Input 1)))) -} [[<, b#], [b#, a], [a, b]] |-> [ [<, b#] , [b#, b] , [b, c] , [c, a] , [ a , b ] ] {- Semlab 0 (Concon 2 (DP (Top 1) (Mirror (Input 1)))) -} [[<, b#], [b#, a], [a, c]] |-> [ [<, b#] , [b#, b] , [b, c] , [c, a] , [ a , c ] ] {- Semlab 0 (Concon 3 (DP (Top 1) (Mirror (Input 1)))) -} [[<, b#], [b#, a], [a, >]] |-> [ [<, b#] , [b#, c] , [c, a] , [ a , > ] ] {- Semlab 0 (Concon 0 (DP (Top 2) (Mirror (Input 1)))) -} [[<, b#], [b#, a], [a, a]] |-> [ [<, b#] , [b#, c] , [c, a] , [ a , a ] ] {- Semlab 0 (Concon 1 (DP (Top 2) (Mirror (Input 1)))) -} [[<, b#], [b#, a], [a, b]] |-> [ [<, b#] , [b#, c] , [c, a] , [ a , b ] ] {- Semlab 0 (Concon 2 (DP (Top 2) (Mirror (Input 1)))) -} [[<, b#], [b#, a], [a, c]] |-> [ [<, b#] , [b#, c] , [c, a] , [ a , c ] ] {- Semlab 0 (Concon 3 (DP (Top 2) (Mirror (Input 1)))) -} [[<, a], [a, >]] ->= [ [ < , > ] ] {- Semlab 0 (Concon 0 (DP Nontop (Mirror (Input 0)))) -} [[<, a], [a, a]] ->= [ [ < , a ] ] {- Semlab 0 (Concon 1 (DP Nontop (Mirror (Input 0)))) -} [[<, a], [a, b]] ->= [ [ < , b ] ] {- Semlab 0 (Concon 2 (DP Nontop (Mirror (Input 0)))) -} [[<, a], [a, c]] ->= [ [ < , c ] ] {- Semlab 0 (Concon 3 (DP Nontop (Mirror (Input 0)))) -} [[a, a], [a, >]] ->= [ [ a , > ] ] {- Semlab 1 (Concon 0 (DP Nontop (Mirror (Input 0)))) -} [[a, a], [a, a]] ->= [ [ a , a ] ] {- Semlab 1 (Concon 1 (DP Nontop (Mirror (Input 0)))) -} [[a, a], [a, b]] ->= [ [ a , b ] ] {- Semlab 1 (Concon 2 (DP Nontop (Mirror (Input 0)))) -} [[a, a], [a, c]] ->= [ [ a , c ] ] {- Semlab 1 (Concon 3 (DP Nontop (Mirror (Input 0)))) -}
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard