Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #516976551
details
property
value
status
complete
benchmark
random-78.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n030.star.cs.uiowa.edu
space
Waldmann_19
run statistics
property
value
solver
matchbox-2021-06-18b
configuration
tc21-9.sh
runtime (wallclock)
10.5945549011 seconds
cpu usage
27.756092962
max memory
1.029296128E9
stage attributes
key
value
output-size
40042
starexec-result
YES
output
/export/starexec/sandbox/solver/bin/starexec_run_tc21-9.sh /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files -------------------------------------------------------------------------------- YES ************************************************** summary ************************************************** SRS with 3 rules on 2 letters mirror SRS with 3 rules on 2 letters DP SRS with 12 strict rules and 3 weak rules on 4 letters weights SRS with 3 strict rules and 3 weak rules on 4 letters EDG 2 sub-proofs 1 SRS with 1 strict rules and 3 weak rules on 3 letters remove some, by Config { method = Overlap,width = 4,unlabel = True} SRS with 0 strict rules and 3 weak rules on 2 letters no strict rules 2 SRS with 2 strict rules and 3 weak rules on 3 letters Matrix { monotone = Weak, domain = Arctic, shape = Full, bits = 3, encoding = FBV, dim = 2, solver = Minisatapi, verbose = False, tracing = False} SRS with 1 strict rules and 3 weak rules on 3 letters EDG SRS with 1 strict rules and 3 weak rules on 3 letters Matrix { monotone = Weak, domain = Natural, shape = Full, bits = 3, encoding = Ersatz_Binary, dim = 4, solver = Minisatapi, verbose = True, tracing = False} SRS with 0 strict rules and 3 weak rules on 2 letters EDG ************************************************** proof ************************************************** property Termination has value Just True for SRS [a, b, a, b] -> [b, b, a, b] {- Input 0 -} [b, b, a, a] -> [a, b, a, a] {- Input 1 -} [a, a, b, b] -> [b, a, a, b] {- Input 2 -} reason mirror property Termination has value Just True for SRS [b, a, b, a] -> [b, a, b, b] {- Mirror (Input 0) -} [a, a, b, b] -> [a, a, b, a] {- Mirror (Input 1) -} [b, b, a, a] -> [b, a, a, b] {- Mirror (Input 2) -} reason DP property Termination has value Just True for SRS [b, a, b, a] ->= [b, a, b, b] {- DP Nontop (Mirror (Input 0)) -} [a, a, b, b] ->= [a, a, b, a] {- DP Nontop (Mirror (Input 1)) -} [b, b, a, a] ->= [b, a, a, b] {- DP Nontop (Mirror (Input 2)) -} [a#, a, b, b] |-> [a#] {- DP (Top 3) (Mirror (Input 1)) -} [a#, a, b, b] |-> [a#, a, b, a] {- DP (Top 0) (Mirror (Input 1)) -} [a#, a, b, b] |-> [a#, b, a] {- DP (Top 1) (Mirror (Input 1)) -} [a#, a, b, b] |-> [b#, a] {- DP (Top 2) (Mirror (Input 1)) -} [b#, a, b, a] |-> [a#, b, b] {- DP (Top 1) (Mirror (Input 0)) -} [b#, a, b, a] |-> [b#] {- DP (Top 3) (Mirror (Input 0)) -} [b#, a, b, a] |-> [b#, a, b, b] {- DP (Top 0) (Mirror (Input 0)) -} [b#, a, b, a] |-> [b#, b] {- DP (Top 2) (Mirror (Input 0)) -} [b#, b, a, a] |-> [a#, a, b] {- DP (Top 1) (Mirror (Input 2)) -} [b#, b, a, a] |-> [a#, b] {- DP (Top 2) (Mirror (Input 2)) -} [b#, b, a, a] |-> [b#] {- DP (Top 3) (Mirror (Input 2)) -} [b#, b, a, a] |-> [b#, a, a, b] {- DP (Top 0) (Mirror (Input 2)) -} reason (b, 1/2) (a, 1/2) property Termination has value Just True for SRS [b, a, b, a] ->= [b, a, b, b] {- DP Nontop (Mirror (Input 0)) -} [a, a, b, b] ->= [a, a, b, a] {- DP Nontop (Mirror (Input 1)) -} [b, b, a, a] ->= [b, a, a, b] {- DP Nontop (Mirror (Input 2)) -} [a#, a, b, b] |-> [a#, a, b, a] {- DP (Top 0) (Mirror (Input 1)) -} [b#, a, b, a] |-> [b#, a, b, b] {- DP (Top 0) (Mirror (Input 0)) -} [b#, b, a, a] |-> [b#, a, a, b] {- DP (Top 0) (Mirror (Input 2)) -} reason EDG property Termination has value Just True for SRS [a#, a, b, b] |-> [a#, a, b, a] {- DP (Top 0) (Mirror (Input 1)) -} [b, a, b, a] ->= [b, a, b, b] {- DP Nontop (Mirror (Input 0)) -} [a, a, b, b] ->= [a, a, b, a] {- DP Nontop (Mirror (Input 1)) -} [b, b, a, a] ->= [b, a, a, b] {- DP Nontop (Mirror (Input 2)) -} reason Tiling { method = Overlap, width = 4, state_type = Bit64, map_type = Enum, unlabel = True, print_completion_steps = False, print_tiles = False, max_num_tiles = Just 1000, max_num_rules = Just 100000, verbose = False, tracing = False} steps 3 using 35 tiles remove some unmatched rules steps: 3 property Termination has value Just True for SRS [b, a, b, a] ->= [b, a, b, b] {- DP Nontop (Mirror (Input 0)) -} [a, a, b, b] ->= [a, a, b, a] {- DP Nontop (Mirror (Input 1)) -} [b, b, a, a] ->= [b, a, a, b] {- DP Nontop (Mirror (Input 2)) -} reason no strict rules property Termination has value Just True for SRS
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard