Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #516976623
details
property
value
status
complete
benchmark
random-114.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n172.star.cs.uiowa.edu
space
Waldmann_19
run statistics
property
value
solver
matchbox-2021-06-18b
configuration
tc21-9.sh
runtime (wallclock)
13.436631918 seconds
cpu usage
37.666352933
max memory
1.227153408E9
stage attributes
key
value
output-size
51009
starexec-result
YES
output
/export/starexec/sandbox2/solver/bin/starexec_run_tc21-9.sh /export/starexec/sandbox2/benchmark/theBenchmark.xml /export/starexec/sandbox2/output/output_files -------------------------------------------------------------------------------- YES ************************************************** summary ************************************************** SRS with 4 rules on 2 letters DP SRS with 12 strict rules and 4 weak rules on 4 letters weights SRS with 4 strict rules and 4 weak rules on 4 letters EDG SRS with 4 strict rules and 4 weak rules on 4 letters Matrix { monotone = Weak, domain = Arctic, shape = Full, bits = 3, encoding = FBV, dim = 4, solver = Minisatapi, verbose = False, tracing = False} SRS with 2 strict rules and 4 weak rules on 4 letters EDG 2 sub-proofs 1 SRS with 1 strict rules and 4 weak rules on 3 letters Matrix { monotone = Weak, domain = Arctic, shape = Full, bits = 3, encoding = FBV, dim = 4, solver = Minisatapi, verbose = False, tracing = False} SRS with 0 strict rules and 4 weak rules on 2 letters EDG 2 SRS with 1 strict rules and 4 weak rules on 3 letters Matrix { monotone = Weak, domain = Arctic, shape = Full, bits = 3, encoding = FBV, dim = 4, solver = Minisatapi, verbose = False, tracing = False} SRS with 0 strict rules and 4 weak rules on 2 letters EDG ************************************************** proof ************************************************** property Termination has value Just True for SRS [b, a, a, a] -> [b, b, a, b] {- Input 0 -} [a, b, a, b] -> [b, a, b, b] {- Input 1 -} [a, a, b, a] -> [a, b, a, b] {- Input 2 -} [b, b, b, b] -> [a, b, b, b] {- Input 3 -} reason DP property Termination has value Just True for SRS [b, a, a, a] ->= [b, b, a, b] {- DP Nontop (Input 0) -} [a, b, a, b] ->= [b, a, b, b] {- DP Nontop (Input 1) -} [a, a, b, a] ->= [a, b, a, b] {- DP Nontop (Input 2) -} [b, b, b, b] ->= [a, b, b, b] {- DP Nontop (Input 3) -} [b#, b, b, b] |-> [a#, b, b, b] {- DP (Top 0) (Input 3) -} [b#, a, a, a] |-> [b#] {- DP (Top 3) (Input 0) -} [b#, a, a, a] |-> [b#, b, a, b] {- DP (Top 0) (Input 0) -} [b#, a, a, a] |-> [b#, a, b] {- DP (Top 1) (Input 0) -} [b#, a, a, a] |-> [a#, b] {- DP (Top 2) (Input 0) -} [a#, b, a, b] |-> [b#, b] {- DP (Top 2) (Input 1) -} [a#, b, a, b] |-> [b#, a, b, b] {- DP (Top 0) (Input 1) -} [a#, b, a, b] |-> [a#, b, b] {- DP (Top 1) (Input 1) -} [a#, a, b, a] |-> [b#] {- DP (Top 3) (Input 2) -} [a#, a, b, a] |-> [b#, a, b] {- DP (Top 1) (Input 2) -} [a#, a, b, a] |-> [a#, b] {- DP (Top 2) (Input 2) -} [a#, a, b, a] |-> [a#, b, a, b] {- DP (Top 0) (Input 2) -} reason (b, 1/2) (a, 1/2) property Termination has value Just True for SRS [b, a, a, a] ->= [b, b, a, b] {- DP Nontop (Input 0) -} [a, b, a, b] ->= [b, a, b, b] {- DP Nontop (Input 1) -} [a, a, b, a] ->= [a, b, a, b] {- DP Nontop (Input 2) -} [b, b, b, b] ->= [a, b, b, b] {- DP Nontop (Input 3) -} [b#, b, b, b] |-> [a#, b, b, b] {- DP (Top 0) (Input 3) -} [b#, a, a, a] |-> [b#, b, a, b] {- DP (Top 0) (Input 0) -} [a#, b, a, b] |-> [b#, a, b, b] {- DP (Top 0) (Input 1) -} [a#, a, b, a] |-> [a#, b, a, b] {- DP (Top 0) (Input 2) -} reason EDG property Termination has value Just True for SRS [b#, b, b, b] |-> [a#, b, b, b] {- DP (Top 0) (Input 3) -} [a#, a, b, a] |-> [a#, b, a, b] {- DP (Top 0) (Input 2) -} [a#, b, a, b] |-> [b#, a, b, b] {- DP (Top 0) (Input 1) -} [b#, a, a, a] |-> [b#, b, a, b] {- DP (Top 0) (Input 0) -} [b, a, a, a] ->= [b, b, a, b] {- DP Nontop (Input 0) -} [a, b, a, b] ->= [b, a, b, b] {- DP Nontop (Input 1) -} [a, a, b, a] ->= [a, b, a, b] {- DP Nontop (Input 2) -} [b, b, b, b] ->= [a, b, b, b] {- DP Nontop (Input 3) -} reason ( b , Wk / 4A 4A 4A 4A \ | 0A 0A 0A 4A | | 0A 0A 0A 0A | \ 0A 0A 0A 0A / ) ( a , Wk / 0A 4A 4A 4A \ | 0A 4A 4A 4A | | 0A 4A 4A 4A | \ 0A 0A 0A 4A / ) ( b# , Wk / 9A 9A 9A 9A \ | 9A 9A 9A 9A | | 9A 9A 9A 9A | \ 9A 9A 9A 9A / ) ( a# , Wk / 8A 12A 12A 12A \ | 8A 12A 12A 12A | | 8A 12A 12A 12A |
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard