details

property	value
status	complete
benchmark	354.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n031.star.cs.uiowa.edu
space	COPS

run statistics

property	value
solver	AProVE21
configuration	standard
runtime (wallclock)	2.04212808609 seconds
cpu usage	5.278873436
max memory	4.77966336E8

stage attributes

key	value
output-size	2236
starexec-result	YES

output

/export/starexec/sandbox/solver/bin/starexec_run_standard /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files -------------------------------------------------------------------------------- YES proof of /export/starexec/sandbox/benchmark/theBenchmark.xml # AProVE Commit ID: c69e44bd14796315568835c1ffa2502984884775 mhark 20210624 unpublished Quasi decreasingness of the given CTRS could be proven: (0) CTRS (1) CTRSToQTRSProof [SOUND, 0 ms] (2) QTRS (3) QTRSRRRProof [EQUIVALENT, 28 ms] (4) QTRS (5) RisEmptyProof [EQUIVALENT, 0 ms] (6) YES ---------------------------------------- (0) Obligation: Conditional term rewrite system: The TRS R consists of the following rules: pos(s(0)) -> true pos(0) -> false The conditional TRS C consists of the following conditional rules: pos(s(x)) -> true <= pos(x) -> true pos(p(x)) -> false <= pos(x) -> false ---------------------------------------- (1) CTRSToQTRSProof (SOUND) The conditional rules have been transormed into unconditional rules according to [CTRS,AAECCNOC]. ---------------------------------------- (2) Obligation: Q restricted rewrite system: The TRS R consists of the following rules: pos(s(x)) -> U1(pos(x)) U1(true) -> true pos(p(x)) -> U2(pos(x)) U2(false) -> false pos(s(0)) -> true pos(0) -> false Q is empty. ---------------------------------------- (3) QTRSRRRProof (EQUIVALENT) Used ordering: Knuth-Bendix order [KBO] with precedence:U2_1 > U1_1 > 0 > pos_1 > false > p_1 > true > s_1 and weight map: true=6 false=4 0=1 pos_1=3 s_1=2 U1_1=1 p_1=1 U2_1=0 The variable weight is 1With this ordering the following rules can be removed by the rule removal processor [LPAR04] because they are oriented strictly: pos(s(x)) -> U1(pos(x)) U1(true) -> true pos(p(x)) -> U2(pos(x)) U2(false) -> false pos(s(0)) -> true pos(0) -> false ---------------------------------------- (4) Obligation: Q restricted rewrite system: R is empty. Q is empty. ---------------------------------------- (5) RisEmptyProof (EQUIVALENT) The TRS R is empty. Hence, termination is trivially proven. ---------------------------------------- popout

output may be truncated. 'popout' for the full output.

job log

popout

actions

all output return to TRS Conditional