SRS Standard pair #487516104

details

property	value
status	complete
benchmark	86526.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n129.star.cs.uiowa.edu
space	ICFP_2010

run statistics

property	value
solver	MultumNonMulta 3.16 29 June 2020 60G
configuration	default
runtime (wallclock)	13.4669811726 seconds
cpu usage	51.959411518
max memory	4.14928896E9

stage attributes

key	value
output-size	496890
starexec-result	YES

output

/export/starexec/sandbox2/solver/bin/starexec_run_default /export/starexec/sandbox2/benchmark/theBenchmark.xml /export/starexec/sandbox2/output/output_files


--------------------------------------------------------------------------------


YES

After renaming modulo { 0->0, 1->1, 2->2, 3->3, 4->4, 5->5 }, 
it remains to prove termination of the 30-rule system
{ 0 1 2 0 -> 0 1 0 ,
  2 3 4 4 -> 0 3 4 ,
  2 2 4 3 2 5 2 -> 0 3 0 0 0 ,
  3 2 2 0 4 1 3 0 -> 3 4 2 0 1 0 5 0 ,
  2 2 2 3 0 1 2 2 5 -> 0 1 1 1 3 5 2 5 ,
  3 0 4 3 1 1 0 1 1 -> 3 4 1 2 3 3 4 3 ,
  2 4 2 0 3 5 0 3 2 4 -> 0 0 0 1 0 1 3 2 ,
  4 2 3 3 1 0 5 2 5 3 -> 5 4 4 0 2 0 0 4 3 ,
  4 3 2 0 1 5 0 3 0 5 -> 4 4 1 2 5 5 2 4 2 1 ,
  0 3 3 1 3 0 3 4 5 0 5 -> 0 3 4 1 5 2 0 2 1 3 ,
  5 3 4 0 4 4 0 5 2 2 0 -> 5 4 5 3 1 0 0 4 5 2 ,
  2 1 5 1 2 4 2 2 2 1 5 1 -> 2 1 3 2 5 1 2 0 2 3 4 ,
  2 2 5 5 1 2 1 5 5 5 3 0 2 -> 4 4 4 1 1 4 1 5 5 1 2 ,
  3 3 5 1 5 4 2 3 2 1 0 0 2 0 -> 4 3 0 3 5 1 1 3 1 5 4 3 1 ,
  2 3 3 0 3 3 3 1 4 2 0 5 4 1 2 2 -> 3 5 1 0 3 0 3 3 4 5 4 2 2 5 1 ,
  3 5 4 3 2 3 0 3 5 2 4 4 1 0 5 4 -> 3 5 4 5 0 5 1 0 2 3 3 4 5 2 2 2 4 ,
  4 1 1 4 5 2 4 1 4 2 5 3 5 2 0 0 -> 4 3 0 2 3 3 5 4 4 0 0 0 5 4 2 3 ,
  4 4 1 2 0 2 0 5 4 3 0 0 1 2 2 2 -> 4 5 4 2 4 1 0 4 0 1 1 2 4 4 4 ,
  0 2 1 1 5 2 5 0 3 5 5 0 3 5 4 2 2 -> 4 2 2 5 1 5 1 5 4 4 4 4 0 2 5 3 0 ,
  2 5 5 1 0 0 2 1 2 3 5 1 1 1 1 2 2 4 -> 4 3 2 1 5 4 0 3 2 3 5 5 2 4 1 4 ,
  2 5 5 3 4 2 0 0 2 0 4 0 4 4 2 5 4 0 -> 5 1 1 4 0 5 5 2 5 0 1 2 4 2 4 4 ,
  3 0 1 1 5 1 2 1 0 3 2 3 2 0 3 4 3 4 0 -> 1 5 3 0 5 4 4 0 0 4 1 3 4 3 1 4 1 ,
  3 3 5 4 4 1 5 5 2 1 5 4 4 5 1 0 5 3 1 -> 1 0 0 0 1 0 4 5 4 0 2 3 5 3 5 4 4 0 3 ,
  3 5 2 2 4 2 0 3 4 4 3 5 4 4 1 4 5 2 4 -> 4 2 1 2 0 3 2 3 0 3 2 5 1 4 1 2 3 4 ,
  4 0 4 4 5 2 2 0 4 4 0 3 5 3 5 5 0 5 2 -> 5 2 3 3 2 2 0 4 4 1 5 5 3 4 2 3 5 2 ,
  4 2 2 4 3 4 4 3 1 3 2 2 2 0 1 2 5 4 1 -> 5 4 4 5 4 2 0 2 3 2 3 4 2 1 2 1 4 1 ,
  3 3 4 5 1 3 1 3 4 1 4 0 2 2 0 4 2 4 2 2 -> 1 0 1 4 3 3 4 4 4 3 5 0 1 2 0 2 3 3 ,
  3 5 2 0 2 0 4 5 2 1 4 2 5 0 5 2 5 3 2 5 -> 1 2 5 4 5 3 3 0 0 5 5 4 4 0 3 0 3 1 ,
  2 3 1 5 2 3 0 3 3 1 3 2 1 3 1 4 3 5 1 5 4 -> 3 1 1 4 5 4 5 3 4 2 4 5 3 5 4 1 3 4 0 4 ,
  2 4 1 3 0 5 2 2 2 4 4 5 2 0 3 4 5 1 5 5 0 -> 4 3 5 4 2 4 5 1 0 2 3 5 5 0 4 4 5 3 3 5 1 }


Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019].

After renaming modulo { (0,0)->0, (0,1)->1, (1,2)->2, (2,0)->3, (1,0)->4, (0,2)->5, (0,3)->6, (0,4)->7, (0,5)->8, (0,7)->9, (3,0)->10, (4,0)->11, (5,0)->12, (6,0)->13, (2,3)->14, (3,4)->15, (4,4)->16, (4,1)->17, (4,2)->18, (4,3)->19, (4,5)->20, (4,7)->21, (2,2)->22, (3,2)->23, (5,2)->24, (6,2)->25, (2,4)->26, (2,5)->27, (2,1)->28, (2,7)->29, (1,3)->30, (3,3)->31, (5,3)->32, (6,3)->33, (1,1)->34, (3,5)->35, (5,1)->36, (5,4)->37, (5,5)->38, (5,7)->39, (3,1)->40, (1,4)->41, (1,5)->42, (1,7)->43, (3,7)->44, (6,4)->45, (6,5)->46, (6,1)->47 },
it remains to prove termination of the 1470-rule system
{ 0 1 2 3 0 -> 0 1 4 0 ,
  0 1 2 3 1 -> 0 1 4 1 ,
  0 1 2 3 5 -> 0 1 4 5 ,
  0 1 2 3 6 -> 0 1 4 6 ,
  0 1 2 3 7 -> 0 1 4 7 ,
  0 1 2 3 8 -> 0 1 4 8 ,
  0 1 2 3 9 -> 0 1 4 9 ,
  4 1 2 3 0 -> 4 1 4 0 ,
  4 1 2 3 1 -> 4 1 4 1 ,
  4 1 2 3 5 -> 4 1 4 5 ,
  4 1 2 3 6 -> 4 1 4 6 ,
  4 1 2 3 7 -> 4 1 4 7 ,
  4 1 2 3 8 -> 4 1 4 8 ,
  4 1 2 3 9 -> 4 1 4 9 ,
  3 1 2 3 0 -> 3 1 4 0 ,
  3 1 2 3 1 -> 3 1 4 1 ,
  3 1 2 3 5 -> 3 1 4 5 ,
  3 1 2 3 6 -> 3 1 4 6 ,
  3 1 2 3 7 -> 3 1 4 7 ,
  3 1 2 3 8 -> 3 1 4 8 ,
  3 1 2 3 9 -> 3 1 4 9 ,
  10 1 2 3 0 -> 10 1 4 0 ,
  10 1 2 3 1 -> 10 1 4 1 ,
  10 1 2 3 5 -> 10 1 4 5 ,
  10 1 2 3 6 -> 10 1 4 6 ,
  10 1 2 3 7 -> 10 1 4 7 ,
  10 1 2 3 8 -> 10 1 4 8 ,
  10 1 2 3 9 -> 10 1 4 9 ,
  11 1 2 3 0 -> 11 1 4 0 ,
  11 1 2 3 1 -> 11 1 4 1 ,
  11 1 2 3 5 -> 11 1 4 5 ,
  11 1 2 3 6 -> 11 1 4 6 ,
  11 1 2 3 7 -> 11 1 4 7 ,
  11 1 2 3 8 -> 11 1 4 8 ,
  11 1 2 3 9 -> 11 1 4 9 ,
  12 1 2 3 0 -> 12 1 4 0 ,
  12 1 2 3 1 -> 12 1 4 1 ,
  12 1 2 3 5 -> 12 1 4 5 ,
  12 1 2 3 6 -> 12 1 4 6 ,
  12 1 2 3 7 -> 12 1 4 7 ,
  12 1 2 3 8 -> 12 1 4 8 ,
  12 1 2 3 9 -> 12 1 4 9 ,
  13 1 2 3 0 -> 13 1 4 0 ,
  13 1 2 3 1 -> 13 1 4 1 ,
  13 1 2 3 5 -> 13 1 4 5 ,
  13 1 2 3 6 -> 13 1 4 6 ,
  13 1 2 3 7 -> 13 1 4 7 ,
  13 1 2 3 8 -> 13 1 4 8 ,
  13 1 2 3 9 -> 13 1 4 9 ,
  5 14 15 16 11 -> 0 6 15 11 ,
  5 14 15 16 17 -> 0 6 15 17 ,
  5 14 15 16 18 -> 0 6 15 18 ,
  5 14 15 16 19 -> 0 6 15 19 ,
  5 14 15 16 16 -> 0 6 15 16 ,

popout

output may be truncated. 'popout' for the full output.

job log

popout

actions all output return to SRS Standard