Spaces
Explore
Communities
Statistics
Reports
Cluster
Status
Help
SRS Standard pair #487516788
details
property
value
status
complete
benchmark
3633.xml
ran by
Akihisa Yamada
cpu timeout
1200 seconds
wallclock timeout
300 seconds
memory limit
137438953472 bytes
execution host
n185.star.cs.uiowa.edu
space
ICFP_2010
run statistics
property
value
solver
MultumNonMulta 3.16 29 June 2020 60G
configuration
default
runtime (wallclock)
4.06698608398 seconds
cpu usage
14.624725813
max memory
3.05723392E9
stage attributes
key
value
output-size
401926
starexec-result
YES
output
/export/starexec/sandbox/solver/bin/starexec_run_default /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files -------------------------------------------------------------------------------- YES After renaming modulo { 0->0, 4->1, 1->2, 2->3, 5->4, 3->5 }, it remains to prove termination of the 48-rule system { 0 1 1 -> 2 3 3 4 2 3 3 3 5 1 , 4 5 4 1 -> 4 0 1 0 3 5 3 3 4 1 , 0 2 1 1 2 -> 2 1 3 5 0 4 5 5 1 2 , 0 5 3 2 5 -> 0 2 3 5 2 4 2 4 2 4 , 0 5 4 1 2 -> 0 4 4 5 1 1 3 4 0 3 , 0 1 2 0 2 -> 5 3 3 3 5 0 4 2 1 2 , 2 0 1 1 2 -> 0 4 5 5 5 2 4 1 5 0 , 5 4 4 4 4 -> 0 4 5 5 2 4 0 2 2 4 , 1 0 0 0 1 -> 1 3 3 1 3 1 3 4 3 1 , 1 0 0 2 5 -> 1 3 5 2 1 3 3 4 2 3 , 1 2 0 4 4 -> 1 3 5 3 0 3 3 5 0 4 , 4 0 2 0 0 -> 4 0 3 3 0 2 3 3 3 3 , 4 4 4 0 1 -> 5 5 2 1 3 0 4 2 3 1 , 0 2 5 4 4 2 -> 1 5 0 4 0 5 1 3 4 2 , 0 5 2 0 4 5 -> 3 5 0 4 3 5 4 0 4 5 , 2 0 5 3 2 1 -> 3 1 5 3 5 2 2 3 4 1 , 2 2 0 5 2 0 -> 3 0 3 1 0 5 5 0 3 4 , 2 2 1 2 5 0 -> 3 0 4 1 4 5 5 0 4 0 , 2 5 2 2 1 4 -> 2 5 4 0 3 3 4 2 4 4 , 2 4 1 2 0 5 -> 5 5 5 5 1 0 4 1 0 4 , 3 2 0 2 0 3 -> 4 2 4 2 4 1 5 1 2 3 , 5 5 5 3 0 0 -> 5 5 1 3 3 4 3 4 3 3 , 5 4 4 2 1 2 -> 0 4 1 5 4 5 2 4 2 4 , 1 4 4 4 5 3 -> 3 1 3 1 3 5 4 3 5 3 , 4 2 5 4 2 0 -> 3 4 3 5 2 0 3 3 3 4 , 4 5 3 4 4 0 -> 4 2 3 3 3 1 2 2 1 3 , 0 0 5 3 0 0 0 -> 5 1 1 2 3 3 3 3 3 0 , 0 2 2 5 4 3 4 -> 0 0 5 3 3 1 4 1 5 4 , 0 2 1 0 5 4 4 -> 2 5 1 0 4 5 3 2 0 4 , 0 1 1 0 5 4 2 -> 0 1 3 5 3 5 4 2 3 2 , 0 1 1 4 3 1 5 -> 3 4 3 5 2 3 4 3 1 5 , 0 4 5 4 2 1 4 -> 2 5 2 5 1 3 5 3 4 5 , 2 0 4 0 2 5 3 -> 3 3 0 4 5 5 1 3 5 3 , 2 2 0 0 1 2 3 -> 3 0 2 3 3 1 3 3 5 3 , 2 2 0 2 5 4 4 -> 0 4 5 3 5 2 2 3 3 4 , 2 2 0 5 2 0 0 -> 4 3 5 2 2 3 4 1 3 3 , 3 2 0 0 5 4 3 -> 3 0 1 3 4 0 3 2 1 3 , 3 1 2 4 0 5 4 -> 3 3 2 3 4 5 0 3 1 4 , 5 0 0 1 2 5 2 -> 1 5 4 1 0 4 2 3 1 0 , 5 2 1 0 2 1 2 -> 1 3 4 0 3 2 4 0 1 3 , 5 4 0 2 0 1 5 -> 5 4 1 5 3 5 0 1 3 5 , 5 4 0 1 5 1 1 -> 5 4 4 0 3 5 5 2 4 1 , 5 4 2 5 4 1 2 -> 5 3 5 1 0 3 2 4 1 5 , 1 2 4 1 2 2 2 -> 3 5 3 1 3 4 2 2 1 2 , 4 2 5 4 2 0 0 -> 4 5 1 2 2 5 5 0 3 0 , 4 5 5 3 2 0 3 -> 4 1 3 2 5 5 2 4 1 3 , 4 1 2 2 2 1 4 -> 3 4 2 4 5 3 2 5 2 4 , 4 4 4 3 4 4 5 -> 3 4 1 3 0 0 4 0 4 5 } Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019]. After renaming modulo { (0,0)->0, (0,1)->1, (1,1)->2, (1,0)->3, (0,2)->4, (2,3)->5, (3,3)->6, (3,4)->7, (4,2)->8, (3,5)->9, (5,1)->10, (1,2)->11, (1,3)->12, (1,4)->13, (1,5)->14, (1,7)->15, (2,0)->16, (2,2)->17, (3,0)->18, (3,2)->19, (4,0)->20, (5,0)->21, (5,2)->22, (6,0)->23, (6,2)->24, (0,4)->25, (4,5)->26, (5,4)->27, (4,1)->28, (0,3)->29, (5,3)->30, (2,4)->31, (4,4)->32, (6,4)->33, (2,1)->34, (5,5)->35, (2,5)->36, (2,7)->37, (0,5)->38, (4,3)->39, (5,7)->40, (4,7)->41, (3,1)->42, (3,7)->43, (6,5)->44, (0,7)->45, (6,1)->46, (6,3)->47 }, it remains to prove termination of the 2352-rule system { 0 1 2 3 -> 4 5 6 7 8 5 6 6 9 10 3 , 0 1 2 2 -> 4 5 6 7 8 5 6 6 9 10 2 , 0 1 2 11 -> 4 5 6 7 8 5 6 6 9 10 11 , 0 1 2 12 -> 4 5 6 7 8 5 6 6 9 10 12 , 0 1 2 13 -> 4 5 6 7 8 5 6 6 9 10 13 , 0 1 2 14 -> 4 5 6 7 8 5 6 6 9 10 14 , 0 1 2 15 -> 4 5 6 7 8 5 6 6 9 10 15 , 3 1 2 3 -> 11 5 6 7 8 5 6 6 9 10 3 , 3 1 2 2 -> 11 5 6 7 8 5 6 6 9 10 2 , 3 1 2 11 -> 11 5 6 7 8 5 6 6 9 10 11 , 3 1 2 12 -> 11 5 6 7 8 5 6 6 9 10 12 , 3 1 2 13 -> 11 5 6 7 8 5 6 6 9 10 13 , 3 1 2 14 -> 11 5 6 7 8 5 6 6 9 10 14 , 3 1 2 15 -> 11 5 6 7 8 5 6 6 9 10 15 , 16 1 2 3 -> 17 5 6 7 8 5 6 6 9 10 3 , 16 1 2 2 -> 17 5 6 7 8 5 6 6 9 10 2 , 16 1 2 11 -> 17 5 6 7 8 5 6 6 9 10 11 , 16 1 2 12 -> 17 5 6 7 8 5 6 6 9 10 12 , 16 1 2 13 -> 17 5 6 7 8 5 6 6 9 10 13 , 16 1 2 14 -> 17 5 6 7 8 5 6 6 9 10 14 , 16 1 2 15 -> 17 5 6 7 8 5 6 6 9 10 15 , 18 1 2 3 -> 19 5 6 7 8 5 6 6 9 10 3 , 18 1 2 2 -> 19 5 6 7 8 5 6 6 9 10 2 , 18 1 2 11 -> 19 5 6 7 8 5 6 6 9 10 11 , 18 1 2 12 -> 19 5 6 7 8 5 6 6 9 10 12 , 18 1 2 13 -> 19 5 6 7 8 5 6 6 9 10 13 , 18 1 2 14 -> 19 5 6 7 8 5 6 6 9 10 14 , 18 1 2 15 -> 19 5 6 7 8 5 6 6 9 10 15 , 20 1 2 3 -> 8 5 6 7 8 5 6 6 9 10 3 , 20 1 2 2 -> 8 5 6 7 8 5 6 6 9 10 2 , 20 1 2 11 -> 8 5 6 7 8 5 6 6 9 10 11 , 20 1 2 12 -> 8 5 6 7 8 5 6 6 9 10 12 , 20 1 2 13 -> 8 5 6 7 8 5 6 6 9 10 13 , 20 1 2 14 -> 8 5 6 7 8 5 6 6 9 10 14 , 20 1 2 15 -> 8 5 6 7 8 5 6 6 9 10 15 , 21 1 2 3 -> 22 5 6 7 8 5 6 6 9 10 3 ,
popout
output may be truncated. 'popout' for the full output.
job log
popout
actions
all output
return to SRS Standard