SRS Standard pair #516968291

details

property	value
status	complete
benchmark	torpa3.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n083.star.cs.uiowa.edu
space	Secret_05_SRS

run statistics

property	value
solver	MnM 3.18b
configuration	default
runtime (wallclock)	1.47120094299 seconds
cpu usage	3.875630405
max memory	7.06011136E8

stage attributes

key	value
output-size	12417
starexec-result	YES

output

/export/starexec/sandbox/solver/bin/starexec_run_default /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files


--------------------------------------------------------------------------------


YES

After renaming modulo the bijection { b ↦ 0, c ↦ 1, d ↦ 2, g ↦ 3, f ↦ 4, a ↦ 5 },
it remains to prove termination of the 8-rule system
{ 0 0 ⟶ 1 2 ,
  1 1 ⟶ 2 2 2 ,
  1 ⟶ 3 ,
  2 2 ⟶ 1 4 ,
  2 2 2 ⟶ 3 1 ,
  4 ⟶ 5 3 ,
  3 ⟶ 2 5 0 ,
  3 3 ⟶ 0 1 }

The system was reversed.

After renaming modulo the bijection { 0 ↦ 0, 2 ↦ 1, 1 ↦ 2, 3 ↦ 3, 4 ↦ 4, 5 ↦ 5 },
it remains to prove termination of the 8-rule system
{ 0 0 ⟶ 1 2 ,
  2 2 ⟶ 1 1 1 ,
  2 ⟶ 3 ,
  1 1 ⟶ 4 2 ,
  1 1 1 ⟶ 2 3 ,
  4 ⟶ 3 5 ,
  3 ⟶ 0 5 1 ,
  3 3 ⟶ 2 0 }

Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019].

After renaming modulo the bijection { (0,0) ↦ 0, (0,1) ↦ 1, (1,2) ↦ 2, (2,0) ↦ 3, (2,1) ↦ 4, (0,2) ↦ 5, (2,2) ↦ 6, (0,3) ↦ 7, (2,3) ↦ 8, (0,4) ↦ 9, (2,4) ↦ 10, (0,5) ↦ 11, (2,5) ↦ 12, (0,7) ↦ 13, (2,7) ↦ 14, (1,0) ↦ 15, (1,1) ↦ 16, (3,0) ↦ 17, (3,1) ↦ 18, (4,0) ↦ 19, (4,1) ↦ 20, (5,0) ↦ 21, (5,1) ↦ 22, (6,0) ↦ 23, (6,1) ↦ 24, (1,3) ↦ 25, (1,4) ↦ 26, (1,5) ↦ 27, (1,7) ↦ 28, (3,2) ↦ 29, (4,2) ↦ 30, (5,2) ↦ 31, (6,2) ↦ 32, (3,3) ↦ 33, (3,4) ↦ 34, (3,5) ↦ 35, (3,7) ↦ 36, (4,3) ↦ 37, (5,3) ↦ 38, (6,3) ↦ 39, (4,4) ↦ 40, (5,4) ↦ 41, (6,4) ↦ 42 },
it remains to prove termination of the 378-rule system
{ 0 0 0 ⟶ 1 2 3 ,
  0 0 1 ⟶ 1 2 4 ,
  0 0 5 ⟶ 1 2 6 ,
  0 0 7 ⟶ 1 2 8 ,
  0 0 9 ⟶ 1 2 10 ,
  0 0 11 ⟶ 1 2 12 ,
  0 0 13 ⟶ 1 2 14 ,
  15 0 0 ⟶ 16 2 3 ,
  15 0 1 ⟶ 16 2 4 ,
  15 0 5 ⟶ 16 2 6 ,
  15 0 7 ⟶ 16 2 8 ,
  15 0 9 ⟶ 16 2 10 ,
  15 0 11 ⟶ 16 2 12 ,
  15 0 13 ⟶ 16 2 14 ,
  3 0 0 ⟶ 4 2 3 ,
  3 0 1 ⟶ 4 2 4 ,
  3 0 5 ⟶ 4 2 6 ,
  3 0 7 ⟶ 4 2 8 ,
  3 0 9 ⟶ 4 2 10 ,
  3 0 11 ⟶ 4 2 12 ,
  3 0 13 ⟶ 4 2 14 ,
  17 0 0 ⟶ 18 2 3 ,
  17 0 1 ⟶ 18 2 4 ,
  17 0 5 ⟶ 18 2 6 ,
  17 0 7 ⟶ 18 2 8 ,
  17 0 9 ⟶ 18 2 10 ,
  17 0 11 ⟶ 18 2 12 ,
  17 0 13 ⟶ 18 2 14 ,
  19 0 0 ⟶ 20 2 3 ,
  19 0 1 ⟶ 20 2 4 ,
  19 0 5 ⟶ 20 2 6 ,
  19 0 7 ⟶ 20 2 8 ,
  19 0 9 ⟶ 20 2 10 ,
  19 0 11 ⟶ 20 2 12 ,
  19 0 13 ⟶ 20 2 14 ,
  21 0 0 ⟶ 22 2 3 ,
  21 0 1 ⟶ 22 2 4 ,
  21 0 5 ⟶ 22 2 6 ,
  21 0 7 ⟶ 22 2 8 ,
  21 0 9 ⟶ 22 2 10 ,
  21 0 11 ⟶ 22 2 12 ,
  21 0 13 ⟶ 22 2 14 ,
  23 0 0 ⟶ 24 2 3 ,
  23 0 1 ⟶ 24 2 4 ,
  23 0 5 ⟶ 24 2 6 ,
  23 0 7 ⟶ 24 2 8 ,
  23 0 9 ⟶ 24 2 10 ,
  23 0 11 ⟶ 24 2 12 ,
  23 0 13 ⟶ 24 2 14 ,
  5 6 3 ⟶ 1 16 16 15 ,
  5 6 4 ⟶ 1 16 16 16 ,
  5 6 6 ⟶ 1 16 16 2 ,
  5 6 8 ⟶ 1 16 16 25 ,
  5 6 10 ⟶ 1 16 16 26 ,
  5 6 12 ⟶ 1 16 16 27 ,
  5 6 14 ⟶ 1 16 16 28 ,
  2 6 3 ⟶ 16 16 16 15 ,
  2 6 4 ⟶ 16 16 16 16 ,
  2 6 6 ⟶ 16 16 16 2 ,
  2 6 8 ⟶ 16 16 16 25 ,
  2 6 10 ⟶ 16 16 16 26 ,
  2 6 12 ⟶ 16 16 16 27 ,
  2 6 14 ⟶ 16 16 16 28 ,
  6 6 3 ⟶ 4 16 16 15 ,

popout

output may be truncated. 'popout' for the full output.

job log

popout

actions all output return to SRS Standard