SRS Standard pair #516969593

details

property	value
status	complete
benchmark	4002.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n075.star.cs.uiowa.edu
space	ICFP_2010

run statistics

property	value
solver	MnM 3.18b
configuration	default
runtime (wallclock)	1.31896591187 seconds
cpu usage	3.708469335
max memory	7.96094464E8

stage attributes

key	value
output-size	82008
starexec-result	YES

output

/export/starexec/sandbox/solver/bin/starexec_run_default /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files


--------------------------------------------------------------------------------


YES

After renaming modulo the bijection { 2 ↦ 0, 5 ↦ 1, 3 ↦ 2, 0 ↦ 3, 1 ↦ 4, 4 ↦ 5 },
it remains to prove termination of the 14-rule system
{ 0 1 2 3 ⟶ 4 3 3 4 2 3 5 1 4 0 ,
  4 2 1 5 2 ⟶ 0 4 5 4 5 3 2 3 4 4 ,
  1 4 2 1 3 ⟶ 1 4 5 2 3 5 5 1 0 4 ,
  1 5 5 0 1 ⟶ 5 2 4 4 4 4 1 2 2 1 ,
  0 0 1 3 1 5 ⟶ 0 4 5 4 2 2 0 0 1 5 ,
  2 3 1 1 5 2 ⟶ 2 2 3 2 0 2 1 1 4 3 ,
  2 1 5 2 1 0 ⟶ 0 3 1 0 3 1 0 0 2 0 ,
  5 5 0 1 1 3 ⟶ 5 5 3 3 2 2 2 0 0 2 ,
  5 1 2 1 1 3 ⟶ 5 0 0 2 3 0 5 4 4 1 ,
  1 5 1 4 4 0 ⟶ 1 5 3 2 2 2 2 0 1 1 ,
  1 1 1 1 1 2 ⟶ 1 1 3 4 5 3 3 1 3 4 ,
  2 1 3 3 1 5 2 ⟶ 3 4 0 4 4 1 1 0 4 3 ,
  2 1 5 0 1 0 2 ⟶ 5 3 5 3 3 0 0 2 5 5 ,
  2 1 5 1 4 5 3 ⟶ 4 4 4 3 3 2 2 4 0 1 }

The system was reversed.

After renaming modulo the bijection { 3 ↦ 0, 2 ↦ 1, 1 ↦ 2, 0 ↦ 3, 4 ↦ 4, 5 ↦ 5 },
it remains to prove termination of the 14-rule system
{ 0 1 2 3 ⟶ 3 4 2 5 0 1 4 0 0 4 ,
  1 5 2 1 4 ⟶ 4 4 0 1 0 5 4 5 4 3 ,
  0 2 1 4 2 ⟶ 4 3 2 5 5 0 1 5 4 2 ,
  2 3 5 5 2 ⟶ 2 1 1 2 4 4 4 4 1 5 ,
  5 2 0 2 3 3 ⟶ 5 2 3 3 1 1 4 5 4 3 ,
  1 5 2 2 0 1 ⟶ 0 4 2 2 1 3 1 0 1 1 ,
  3 2 1 5 2 1 ⟶ 3 1 3 3 2 0 3 2 0 3 ,
  0 2 2 3 5 5 ⟶ 1 3 3 1 1 1 0 0 5 5 ,
  0 2 2 1 2 5 ⟶ 2 4 4 5 3 0 1 3 3 5 ,
  3 4 4 2 5 2 ⟶ 2 2 3 1 1 1 1 0 5 2 ,
  1 2 2 2 2 2 ⟶ 4 0 2 0 0 5 4 0 2 2 ,
  1 5 2 0 0 2 1 ⟶ 0 4 3 2 2 4 4 3 4 0 ,
  1 3 2 3 5 2 1 ⟶ 5 5 1 3 3 0 0 5 0 5 ,
  0 5 4 2 5 2 1 ⟶ 2 3 4 1 1 0 0 4 4 4 }

Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019].

After renaming modulo the bijection { (0,0) ↦ 0, (0,1) ↦ 1, (1,2) ↦ 2, (2,3) ↦ 3, (3,0) ↦ 4, (0,3) ↦ 5, (3,4) ↦ 6, (4,2) ↦ 7, (2,5) ↦ 8, (5,0) ↦ 9, (1,4) ↦ 10, (4,0) ↦ 11, (0,4) ↦ 12, (3,1) ↦ 13, (4,1) ↦ 14, (3,2) ↦ 15, (3,3) ↦ 16, (4,3) ↦ 17, (4,4) ↦ 18, (3,5) ↦ 19, (4,5) ↦ 20, (3,7) ↦ 21, (4,7) ↦ 22, (1,0) ↦ 23, (1,3) ↦ 24, (2,0) ↦ 25, (5,3) ↦ 26, (6,0) ↦ 27, (6,3) ↦ 28, (1,5) ↦ 29, (5,2) ↦ 30, (2,1) ↦ 31, (0,5) ↦ 32, (5,4) ↦ 33, (1,1) ↦ 34, (2,4) ↦ 35, (5,1) ↦ 36, (6,1) ↦ 37, (6,4) ↦ 38, (0,2) ↦ 39, (5,5) ↦ 40, (2,2) ↦ 41, (2,7) ↦ 42, (5,7) ↦ 43, (6,2) ↦ 44, (6,5) ↦ 45, (1,7) ↦ 46, (0,7) ↦ 47 },
it remains to prove termination of the 686-rule system
{ 0 1 2 3 4 ⟶ 5 6 7 8 9 1 10 11 0 12 11 ,
  0 1 2 3 13 ⟶ 5 6 7 8 9 1 10 11 0 12 14 ,
  0 1 2 3 15 ⟶ 5 6 7 8 9 1 10 11 0 12 7 ,
  0 1 2 3 16 ⟶ 5 6 7 8 9 1 10 11 0 12 17 ,
  0 1 2 3 6 ⟶ 5 6 7 8 9 1 10 11 0 12 18 ,
  0 1 2 3 19 ⟶ 5 6 7 8 9 1 10 11 0 12 20 ,
  0 1 2 3 21 ⟶ 5 6 7 8 9 1 10 11 0 12 22 ,
  23 1 2 3 4 ⟶ 24 6 7 8 9 1 10 11 0 12 11 ,
  23 1 2 3 13 ⟶ 24 6 7 8 9 1 10 11 0 12 14 ,
  23 1 2 3 15 ⟶ 24 6 7 8 9 1 10 11 0 12 7 ,
  23 1 2 3 16 ⟶ 24 6 7 8 9 1 10 11 0 12 17 ,
  23 1 2 3 6 ⟶ 24 6 7 8 9 1 10 11 0 12 18 ,
  23 1 2 3 19 ⟶ 24 6 7 8 9 1 10 11 0 12 20 ,
  23 1 2 3 21 ⟶ 24 6 7 8 9 1 10 11 0 12 22 ,
  25 1 2 3 4 ⟶ 3 6 7 8 9 1 10 11 0 12 11 ,
  25 1 2 3 13 ⟶ 3 6 7 8 9 1 10 11 0 12 14 ,
  25 1 2 3 15 ⟶ 3 6 7 8 9 1 10 11 0 12 7 ,
  25 1 2 3 16 ⟶ 3 6 7 8 9 1 10 11 0 12 17 ,
  25 1 2 3 6 ⟶ 3 6 7 8 9 1 10 11 0 12 18 ,
  25 1 2 3 19 ⟶ 3 6 7 8 9 1 10 11 0 12 20 ,
  25 1 2 3 21 ⟶ 3 6 7 8 9 1 10 11 0 12 22 ,
  4 1 2 3 4 ⟶ 16 6 7 8 9 1 10 11 0 12 11 ,
  4 1 2 3 13 ⟶ 16 6 7 8 9 1 10 11 0 12 14 ,
  4 1 2 3 15 ⟶ 16 6 7 8 9 1 10 11 0 12 7 ,
  4 1 2 3 16 ⟶ 16 6 7 8 9 1 10 11 0 12 17 ,
  4 1 2 3 6 ⟶ 16 6 7 8 9 1 10 11 0 12 18 ,
  4 1 2 3 19 ⟶ 16 6 7 8 9 1 10 11 0 12 20 ,
  4 1 2 3 21 ⟶ 16 6 7 8 9 1 10 11 0 12 22 ,
  11 1 2 3 4 ⟶ 17 6 7 8 9 1 10 11 0 12 11 ,
  11 1 2 3 13 ⟶ 17 6 7 8 9 1 10 11 0 12 14 ,
  11 1 2 3 15 ⟶ 17 6 7 8 9 1 10 11 0 12 7 ,
  11 1 2 3 16 ⟶ 17 6 7 8 9 1 10 11 0 12 17 ,
  11 1 2 3 6 ⟶ 17 6 7 8 9 1 10 11 0 12 18 ,
  11 1 2 3 19 ⟶ 17 6 7 8 9 1 10 11 0 12 20 ,
  11 1 2 3 21 ⟶ 17 6 7 8 9 1 10 11 0 12 22 ,
  9 1 2 3 4 ⟶ 26 6 7 8 9 1 10 11 0 12 11 ,
  9 1 2 3 13 ⟶ 26 6 7 8 9 1 10 11 0 12 14 ,
  9 1 2 3 15 ⟶ 26 6 7 8 9 1 10 11 0 12 7 ,
  9 1 2 3 16 ⟶ 26 6 7 8 9 1 10 11 0 12 17 ,
  9 1 2 3 6 ⟶ 26 6 7 8 9 1 10 11 0 12 18 ,
  9 1 2 3 19 ⟶ 26 6 7 8 9 1 10 11 0 12 20 ,
  9 1 2 3 21 ⟶ 26 6 7 8 9 1 10 11 0 12 22 ,
  27 1 2 3 4 ⟶ 28 6 7 8 9 1 10 11 0 12 11 ,
  27 1 2 3 13 ⟶ 28 6 7 8 9 1 10 11 0 12 14 ,
  27 1 2 3 15 ⟶ 28 6 7 8 9 1 10 11 0 12 7 ,
  27 1 2 3 16 ⟶ 28 6 7 8 9 1 10 11 0 12 17 ,
  27 1 2 3 6 ⟶ 28 6 7 8 9 1 10 11 0 12 18 ,
  27 1 2 3 19 ⟶ 28 6 7 8 9 1 10 11 0 12 20 ,
  27 1 2 3 21 ⟶ 28 6 7 8 9 1 10 11 0 12 22 ,
  1 29 30 31 10 11 ⟶ 12 18 11 1 23 32 33 20 33 17 4 ,
  1 29 30 31 10 14 ⟶ 12 18 11 1 23 32 33 20 33 17 13 ,
  1 29 30 31 10 7 ⟶ 12 18 11 1 23 32 33 20 33 17 15 ,

popout

output may be truncated. 'popout' for the full output.

job log

popout

actions all output return to SRS Standard