SRS Standard pair #516971753

details

property	value
status	complete
benchmark	4979.xml
ran by	Akihisa Yamada
cpu timeout	1200 seconds
wallclock timeout	300 seconds
memory limit	137438953472 bytes
execution host	n116.star.cs.uiowa.edu
space	ICFP_2010

run statistics

property	value
solver	MnM 3.18b
configuration	default
runtime (wallclock)	1.7571079731 seconds
cpu usage	5.314173132
max memory	1.224200192E9

stage attributes

key	value
output-size	161302
starexec-result	YES

output

/export/starexec/sandbox/solver/bin/starexec_run_default /export/starexec/sandbox/benchmark/theBenchmark.xml /export/starexec/sandbox/output/output_files


--------------------------------------------------------------------------------


YES

After renaming modulo the bijection { 0 ↦ 0, 4 ↦ 1, 5 ↦ 2, 1 ↦ 3, 3 ↦ 4, 2 ↦ 5 },
it remains to prove termination of the 34-rule system
{ 0 0 ⟶ 0 1 1 2 3 3 4 3 5 3 ,
  1 0 ⟶ 1 1 5 4 0 5 1 5 4 1 ,
  0 0 3 ⟶ 0 1 3 4 0 5 3 2 0 3 ,
  1 0 0 ⟶ 5 5 5 4 0 0 1 1 5 3 ,
  0 0 2 5 ⟶ 5 4 1 4 0 5 4 0 2 4 ,
  3 3 0 0 ⟶ 3 4 4 4 1 1 4 5 2 0 ,
  1 0 0 3 ⟶ 5 5 5 4 4 0 5 4 2 3 ,
  2 0 0 1 ⟶ 5 2 1 2 5 3 5 4 0 1 ,
  2 0 3 2 ⟶ 4 2 4 1 1 4 5 5 3 2 ,
  0 4 4 2 1 ⟶ 0 4 4 5 1 4 4 0 4 1 ,
  3 0 0 0 0 ⟶ 3 5 0 3 0 5 4 5 3 0 ,
  3 0 3 0 3 ⟶ 4 2 2 1 1 3 4 3 4 5 ,
  4 0 0 4 2 ⟶ 4 4 4 1 2 5 4 4 5 1 ,
  4 0 0 1 0 ⟶ 4 4 0 2 2 4 5 5 2 0 ,
  1 0 4 1 0 ⟶ 5 4 0 4 5 4 2 2 1 0 ,
  2 0 0 0 4 ⟶ 2 3 1 5 4 0 0 5 3 4 ,
  3 5 0 0 3 4 ⟶ 0 1 5 2 5 5 4 1 1 4 ,
  5 0 0 3 0 0 ⟶ 5 1 1 3 0 2 2 5 3 3 ,
  5 0 2 2 0 3 ⟶ 5 4 3 1 4 3 4 4 2 3 ,
  5 1 3 2 3 0 ⟶ 3 0 4 3 1 2 0 2 1 1 ,
  5 2 2 1 3 0 ⟶ 5 2 2 3 3 3 1 5 4 0 ,
  4 2 5 2 2 3 ⟶ 5 3 4 1 2 3 1 0 1 3 ,
  1 3 0 4 1 4 ⟶ 1 3 1 2 1 3 5 0 3 4 ,
  2 0 0 0 0 0 ⟶ 1 2 4 1 0 1 3 1 0 0 ,
  0 0 0 0 2 3 0 ⟶ 4 0 2 0 2 2 0 1 0 5 ,
  0 4 2 0 0 2 5 ⟶ 5 3 1 1 4 5 2 3 1 4 ,
  0 1 2 5 2 2 2 ⟶ 0 1 3 1 0 3 4 5 5 4 ,
  3 0 3 1 4 2 2 ⟶ 4 4 0 4 2 1 4 1 0 3 ,
  3 2 3 0 0 1 4 ⟶ 1 1 3 3 1 0 1 4 0 4 ,
  5 0 0 1 2 3 4 ⟶ 3 0 5 3 1 4 0 1 1 5 ,
  4 0 0 2 2 3 4 ⟶ 5 1 2 5 1 1 5 0 0 4 ,
  1 0 0 1 0 4 1 ⟶ 4 4 4 4 0 3 2 1 0 1 ,
  1 5 1 0 0 3 2 ⟶ 5 4 1 3 4 0 3 5 4 5 ,
  1 4 0 1 0 4 1 ⟶ 1 5 1 5 1 1 0 4 0 1 }

Applying sparse tiling TRFC(2) [Geser/Hofbauer/Waldmann, FSCD 2019].

After renaming modulo the bijection { (0,0) ↦ 0, (0,1) ↦ 1, (1,1) ↦ 2, (1,2) ↦ 3, (2,3) ↦ 4, (3,3) ↦ 5, (3,4) ↦ 6, (4,3) ↦ 7, (3,5) ↦ 8, (5,3) ↦ 9, (3,0) ↦ 10, (3,1) ↦ 11, (0,2) ↦ 12, (3,2) ↦ 13, (0,3) ↦ 14, (0,4) ↦ 15, (0,5) ↦ 16, (0,7) ↦ 17, (3,7) ↦ 18, (1,0) ↦ 19, (2,0) ↦ 20, (4,0) ↦ 21, (5,0) ↦ 22, (6,0) ↦ 23, (1,5) ↦ 24, (5,4) ↦ 25, (5,1) ↦ 26, (4,1) ↦ 27, (1,3) ↦ 28, (1,4) ↦ 29, (1,7) ↦ 30, (2,1) ↦ 31, (6,1) ↦ 32, (5,5) ↦ 33, (2,5) ↦ 34, (4,5) ↦ 35, (6,5) ↦ 36, (2,4) ↦ 37, (5,2) ↦ 38, (4,2) ↦ 39, (4,4) ↦ 40, (5,7) ↦ 41, (4,7) ↦ 42, (6,3) ↦ 43, (2,2) ↦ 44, (6,2) ↦ 45, (2,7) ↦ 46, (6,4) ↦ 47 },
it remains to prove termination of the 1666-rule system
{ 0 0 0 ⟶ 0 1 2 3 4 5 6 7 8 9 10 ,
  0 0 1 ⟶ 0 1 2 3 4 5 6 7 8 9 11 ,
  0 0 12 ⟶ 0 1 2 3 4 5 6 7 8 9 13 ,
  0 0 14 ⟶ 0 1 2 3 4 5 6 7 8 9 5 ,
  0 0 15 ⟶ 0 1 2 3 4 5 6 7 8 9 6 ,
  0 0 16 ⟶ 0 1 2 3 4 5 6 7 8 9 8 ,
  0 0 17 ⟶ 0 1 2 3 4 5 6 7 8 9 18 ,
  19 0 0 ⟶ 19 1 2 3 4 5 6 7 8 9 10 ,
  19 0 1 ⟶ 19 1 2 3 4 5 6 7 8 9 11 ,
  19 0 12 ⟶ 19 1 2 3 4 5 6 7 8 9 13 ,
  19 0 14 ⟶ 19 1 2 3 4 5 6 7 8 9 5 ,
  19 0 15 ⟶ 19 1 2 3 4 5 6 7 8 9 6 ,
  19 0 16 ⟶ 19 1 2 3 4 5 6 7 8 9 8 ,
  19 0 17 ⟶ 19 1 2 3 4 5 6 7 8 9 18 ,
  20 0 0 ⟶ 20 1 2 3 4 5 6 7 8 9 10 ,
  20 0 1 ⟶ 20 1 2 3 4 5 6 7 8 9 11 ,
  20 0 12 ⟶ 20 1 2 3 4 5 6 7 8 9 13 ,
  20 0 14 ⟶ 20 1 2 3 4 5 6 7 8 9 5 ,
  20 0 15 ⟶ 20 1 2 3 4 5 6 7 8 9 6 ,
  20 0 16 ⟶ 20 1 2 3 4 5 6 7 8 9 8 ,
  20 0 17 ⟶ 20 1 2 3 4 5 6 7 8 9 18 ,
  10 0 0 ⟶ 10 1 2 3 4 5 6 7 8 9 10 ,
  10 0 1 ⟶ 10 1 2 3 4 5 6 7 8 9 11 ,
  10 0 12 ⟶ 10 1 2 3 4 5 6 7 8 9 13 ,
  10 0 14 ⟶ 10 1 2 3 4 5 6 7 8 9 5 ,
  10 0 15 ⟶ 10 1 2 3 4 5 6 7 8 9 6 ,
  10 0 16 ⟶ 10 1 2 3 4 5 6 7 8 9 8 ,
  10 0 17 ⟶ 10 1 2 3 4 5 6 7 8 9 18 ,
  21 0 0 ⟶ 21 1 2 3 4 5 6 7 8 9 10 ,
  21 0 1 ⟶ 21 1 2 3 4 5 6 7 8 9 11 ,
  21 0 12 ⟶ 21 1 2 3 4 5 6 7 8 9 13 ,
  21 0 14 ⟶ 21 1 2 3 4 5 6 7 8 9 5 ,
  21 0 15 ⟶ 21 1 2 3 4 5 6 7 8 9 6 ,
  21 0 16 ⟶ 21 1 2 3 4 5 6 7 8 9 8 ,
  21 0 17 ⟶ 21 1 2 3 4 5 6 7 8 9 18 ,
  22 0 0 ⟶ 22 1 2 3 4 5 6 7 8 9 10 ,
  22 0 1 ⟶ 22 1 2 3 4 5 6 7 8 9 11 ,
  22 0 12 ⟶ 22 1 2 3 4 5 6 7 8 9 13 ,
  22 0 14 ⟶ 22 1 2 3 4 5 6 7 8 9 5 ,
  22 0 15 ⟶ 22 1 2 3 4 5 6 7 8 9 6 ,
  22 0 16 ⟶ 22 1 2 3 4 5 6 7 8 9 8 ,
  22 0 17 ⟶ 22 1 2 3 4 5 6 7 8 9 18 ,
  23 0 0 ⟶ 23 1 2 3 4 5 6 7 8 9 10 ,
  23 0 1 ⟶ 23 1 2 3 4 5 6 7 8 9 11 ,
  23 0 12 ⟶ 23 1 2 3 4 5 6 7 8 9 13 ,
  23 0 14 ⟶ 23 1 2 3 4 5 6 7 8 9 5 ,
  23 0 15 ⟶ 23 1 2 3 4 5 6 7 8 9 6 ,
  23 0 16 ⟶ 23 1 2 3 4 5 6 7 8 9 8 ,
  23 0 17 ⟶ 23 1 2 3 4 5 6 7 8 9 18 ,
  1 19 0 ⟶ 1 2 24 25 21 16 26 24 25 27 19 ,
  1 19 1 ⟶ 1 2 24 25 21 16 26 24 25 27 2 ,

popout

output may be truncated. 'popout' for the full output.

job log

popout

actions all output return to SRS Standard